|
Modules & Sub Modules
|
Training Days
|
|
M1: VLSI Overview
- VLSI Design Flow Overview
- System Validation
- IC Fabrication
- Assembly, Test, and Manufacturing
|
3 days
|
|
M2: Semiconductor
Devices and Material
- Review of material
physical and electrical properties
- Fundamental concepts of
semiconductors
- Basic semiconductor device
structures and designs
- Practical device design
issues and considerations
|
2 days
|
|
M3: Transistor-Level Circuit Design
- Standard
Logic Cell Design
- Lab Exercise
1: Basic cell library design
- Sequential
Circuits Design
- Memory
Circuits Design
- Lab Exercise
2: Sub-modules development
- Cache Memory
Design
- Lab Exercise
3: Register file design
- Arithmetic
and Logic Subsystem Design
- Lab Exercise
4: Cache memory design
|
5 days
|
|
M4: VLSI Physical Design
- Introduction
to layout
- Stick
diagram
- Layout
quality
- Layout
hierarchy concept
- Floorplanning
- Auto
place & route
- ESD
protection and latch up
- Exercise
1: digital layout techniques
- Full
chip integration
- Tapeout
- Introduction
to analog layout
- Communications
- Devices
- Layout
concepts
- Exercise
2: Layout Identification
- Analog
layout techniques
- Exercise
3: Analog Layout Techniques
- Lab
1: Layout Tool
- Lab
2: Layout Design of basic Gates
- Mini
Project: Layout Design of a Current Mirror Circuit/SRAM Circuit
|
5 days
|
|
|
